Abstract-Adaptive grid type filter is one of the important parts of adaptive filter. The paper improved the adaptive statistical gradient lattice filter algorithm to make this algorithm retain the best gradient algorithm of reflection coefficient convergence and stability and more suitable for saving the resources of the hardware implementation. This paper describes the algorithm. The algorithm is validated by simulation and hardware implementation based on FPGA which is confirmed by the improved filter algorithm.
I. INTRODUCTION
Adaptive grid type filter has been applied in many fields, such as for system identification and control, noise interference offset, channel equilibrium, and voice analysis and synthesis.
In the kind of adaptive filter (AF) algorithm which has been used widely, LMS algorithm with FIR gradient (FIRG) the most simple and commonly used, but the algorithm convergence speed input signal correlation by big influence. In recent years, the structure of AF more interesting, one case type gradient algorithm (LG) operation times and convergence speed in all FIRG method and the LS (Least square) between algorithm. This paper focuses on the improved adaptive grid type filter algorithm and its realization of hardware.
II. IMPROVED ADAPTIVE STATISTICAL GRADIENT ALGORITHM
Step factor of adaptive statistical gradient algorithm's type [1 ~ 3] is Time-varying parameters () m n  can improve the operation precision of algorithm, but these parameters also greatly increase the hardware spending and reduce speed in the design. For this, we need to improve the algorithm. In the calculations of 1 ( 1) m En   , were greater than 0 and they belong to forward power and backward power respectively. 1 ( 1) m En   value will be infinite after several iterations, step factor () m n  tends to 0. And reflection coefficient ( 1) m Kn  will not change and tend to be table.
Time-varying parameters () m n  's main function is to make the grid type filter the current quarter of reflection coefficient tend to be stable use grid type of filter before the prediction error section power of sum iteration. In order to reduce computation of () m n  in the equations of the reflection coefficients adaptive, It can use a fixed parameters () n  and () n  <<1. To note two points:
First: the advantage of the fixed parameter () n  is to improve the filter convergence speed, the start of the reflection coefficient of defect is to prolong the interval of reaching stability state of the reflection coefficient, destroy the stability of the reflection coefficient.
Second: as grid type section number increases, the prediction error sum close to filter the output signal power, the value of
tends to minimum, so that the last section of K m tends to 0. Section number increased for filter has no practical significance.
In addition to the above two factors, more contented is 1 Km  . Therefore, the convergence speed and stability of the reflection coefficient can be observed and scope to obtain fixed iteration step length () n  and the number of filter section M on the computer.
The implementing steps of filtering algorithm can choose fixed parameters for improved adaptive statistical gradient type is: A. Initial Conditions:
In equation: c is a constant, x (1) is a first time input signal; M is a total sessions of adaptive grid type gradient filter.
B. Calculation the Variables of Zero Order
Every step compute variables of zero order firstly:
When filter order number m=1, 2,…, M, calculates respectively: Here we wipe out noise by filter, and selected 2FSK Signal with white noise be input of filter. Using improved adaptive statistical gradient algorithm to calculate. From two aspects of validation, the first step: selection iteration, and choose the suitable filter sessions; on the basis of choose the suitable filter sessions, and change iteration step to determine the optimal value.
The reflection coefficient curve of 3 sections GAL filter is shown in Figure 1 . From here, about 900 samples values near the reflection coefficient K1, K2, K3 tends to be stable, fast, but there are shaking. The reflection coefficient of 4 sections GAL filter is shown in figure 2 . Near the 1600 samples values K1, K2, K3, K4 achieve stability, four reflection coefficient curve is relatively smooth, deficiencies are still exists dithering.
The reflection coefficient curve of 5 sections GAL filter is show in figure 3 . As you can see here, near the 3200 sampling points, five reflections coefficient stability, all point of curve is very flat, meet the requirements of algorithm theory.
The reflection coefficient curve of 6 sections GAL filter is show in figure 4 . Six samples values reflection coefficient are stable at around 3600 points, after the curve is very smooth.
Through the above analysis, in the case of certain iteration step, along with the increasing of the GAL filter's session the time to achieve the best reflection coefficient will be extended. Once getting the best reflection coefficient, the increasing section is more markedly stability than low section filter. 3 sections of the filter details differ with zero value far reflection coefficient, and exist in the process of shaking, can not meet the requirements of the filtering effect; 4 sections filter of small reflection coefficient is close to zero, just shake remain, unstable; but 5 and 6 sections GAL filter of small reflection coefficient near zero, and can achieve the filtering effect of intended.
From the view of realizing the resources of hardware, we use the low section filter better. Comprehensive analysis of the above, studying the reflection coefficient change track of different iteration step length GAL filters in 5 sections.
5 sections GAL filter is shown in figure 5 to 8. Here we change from another point of view, selecting different iteration step length to observe GAL filter reflection coefficient.
5 sections GAL filter is shown in figure 5 to 8. From here, we change from another point of view, selecting different iteration step length to observe GAL filter reflection coefficient.
When the iteration step length is 0.05
, the reflection coefficient variation curve is shown in figure 5 .
Can be seen from the figure, five reflection coefficient hardly achieve smooth when at the same time, it shows that filter in this case, always can't work stably.
When the iteration step length is 0.01   , the reflection coefficient variation curve is shown in figure 6 . From the Graphic, it shows that sampling value at about 2500 times, filter stability, can meet the design requirements.
When the iteration step length is 0.005   , the reflection coefficient variation curve is shown in figure 7 . A maximum of reflection coefficient K1 stability achieved in the sampling value is about 4000 times, at the back of the curve is very smooth.
When the iteration step length is 0.001
, the reflection coefficient variation curve is shown in figure  8 .The filter of the reflection coefficient tends to smooth the turning point of about 5000 times or so, from this filter can be stable after work.
Analysis form the figure 5 to 8 we can see that the smaller the value of iteration step, the best reflection coefficient of the longer the time, if choose the biggest iteration step length and the optimal coefficient of time shortened, but was unable to obtain stable reflection coefficient, also led directly to the system can't work under steady state, is obviously not desirable. Must meet the requirements on the one hand, on the other hand, considering the convergence speed, the best iteration step size is 0.01
. From what has been discussed above, through a series of simulation and analysis of simulation result, the best adaptive parameter is m = 5, Step coefficient 0.01
.These are the best parameters values to ensure that filters get the best reflection coefficients to stable state in short time, and also can ensure filter work smoothly. Through the previous analysis, the improved GAL filtering algorithm in adaptive denoising filtering applications, not using the output signal of the information, that is to say GAL filtering algorithm is a kind of open loop algorithm, the input signal to noise and useful signal. Need to indicate, known from the analysis of figure 1 to 8 of the simulation results, if the adaptive parameters have been selected, so meet the requirements of convergence of GAL filter reflection coefficient is a fixed value, type at this time of the filter can't like general adaptive filter based on the change of external environment to change parameter values, this is the disadvantage of this design. 
IV. HARDWARE DESIGN OF FPGA

A. RTL Function Simulation and Logic Synthesis
Behavior level simulation is finished in Simulink6.0. Function and timing simulation needs to be implemented by hardware description language, which requires transformation design. [8~10] Specific steps are run Signal compiler model (.mdl) file into can finish the function simulation and simulation of VHDL language and TCL scripts. However, because the Matlab (.mdl) file cannot be directly with EDA tools software, can satisfy the EDA tools software conversion tool is DSP Builder, with the aid of DSP Builder for conversion; The steps are useful throughout the design process.
Conversion of HDL is based on the documents from the VHDL RTL description. Matlab [11~13] simulation model of Simulink is algorithm level, the converted VHDL code is mainly aimed at hardware structure, so the converted code and Simulink algorithm does not quite agree level model, so it is necessary to generate the RTL VHDL code verification, the validation is also through the DSP Builder to finish. Regarding manual processes, we can through the process of middle third party integrated device and the VHDL simulator (e.g., ModelSim) was observed. ModelSim mixture is the most widely used VHDL simulator, the third party software is based on a single kernel, moreover it can also easily will signal waveform format displayed for similar analog signal in the form of the complex signal to display the waveform of the situation is especially, in the lavatory greatly the simulation debugging.
Here we adopt manual process completed RTL behavior simulation; the purpose is to more clearly observation adaptive filter simulation of the specific process. Figure 9 is five order GAL JP filter RTL function simulation waveform figure, can be seen by the graph, the results of simulation and Simulink algorithm simulation results are basically the same level, the input signal is noise filter greatly restrain, confirmed by DSP Builder software conversion VHDL is effective code. 
B. Time Series Analysis and Download
In the final design you want to download to the selected device, this needs to match the design results generated and devices in the download file. The design of the selected devices is manually select Cyclone II series EP2C5T144C6 chip. Described the RTL language converted into FPGA device gate-level net table referred to as the process of analysis and synthesis. Atoms in the netlist file are parameterized, conform to the primitives to describe the characteristic of Altera devices, such as logical unit, product item, I/O unit and embedded systems (ESB). According to the actual hardware environment to carry on the design of comprehensive called adaptation, adaptation to invoke, layout, wiring and configure some standard units, configuration the structure of the integrated in the sense that there is a need to be meet the constraint conditions of structure optimization.
Users can through the QuartusII sequential simulator (Timing Analyzer) analytic design all the logic in the process of performance; QuartusII simulators can assist adapter sequence to meet the design of Timing requirements. Compile all the whole process is performed in software QuartusII, automated analysis of requirements is timing analyzer, timing analyzer time-series analysis results are given, time series analysis results show that in the build report, such as setup time and hold time, the clock to the output delay, the pin to pin delay, the maximum clock frequency, delay the time, and in the design of other sequence features.
After can be observed by establishing the waveform file in QuartusII simulation results, but it must be digital expression form of excitation signal and output signal. If for more complex waveform in this article research scope, the net list file and delay is to use the adapter generated after the simulation and timing simulation (last simulation) in the Modelsim for convenient and intuitive.
Timing simulation results and algorithm simulation results are roughly the same level. Because of timing simulation should not only consider the logic relationship, also consider delay characteristics on the device. Practical application, obvious burrs of output signal, this is because the output signal is compared with the input signal has certain delay.
If you want to assembly line design performance can get a more thorough observation, the following work is through the QuartusII delayed compiling of software to filter.
In table 1, M1, M2 two delay parameter is the line frame type filter, no delay refers to the M1 does not add delay, delay of 1 M2. Figure 10 is a Top-level module chart of five sections diagram. It as a symbolic module files (.bsf). In the Quartus II software it can be as a packaged subsystem transferred to the use. Clock is as clock signal port, reset is as the global reset signal port, refer is as the 12 reference signal ports, inputs is as 12 input signal port, outback is as the output port 12, error is as 12 error output port and the out front is as 12 to the output port [19~20] . Figure 10 .
Top-level module chart of five sections
V. EXPERIMENT RESULTS
In EP2C5T144C6 chip code comprehensive, result for: to improve the system of the highest frequency before work for 23.99 MHz, the improved the highest frequency of the system work for 167.53 MHz. Obviously, the system frequency in the algorithm greatly improved after the structure improvement. Finally, using the technology to produce DDS test signal and noise (test frequency for 100 MHz), the corresponding VHDL code after the comprehensive wiring downloaded to the FPGA chip, the use of Signal tap nested logic analyzer plate levels function test.
The experimental results show that the module can be run in the 100 MHz above, suitable for high-speed adaptive processing applications.
VI. CONCLUSION
Gradient algorithm, as the adaptive grid type filtering algorithms, has better convergence and effective signal processing ability. Considering the hardware realization resource, after changing the time varying parameter of gradient type filtering algorithms, the paper puts forward an improved gradient algorithm to test the algorithm by simulation and design with implementation of hardware. The feasible of improved the filtering algorithm was confirmed.
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